#0703

<u> </u>					71 0 70					
FORM PTO-1449 (REV.7-80))	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE			ATTY. DOCKET NO. 30022/US/2		APPLICATION NO. Not Yet Assigned			
INFO)RM	ATION DISCLOSU	RE STATEM	ENT	APPLICANT(S) Sion C. Quinlan and	Tim J	. Bales	1631		
(Use several sheets if necessary)								ROUP ART UNIT 7879 Not Yet Assigned		
	-		U.S.	PATENT I	DOCUMENTS		_			
*EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME			ASS SUBC	CLASS	FILING IF APPRO	DATE OPRIATE
EP	AA	5,975,958	11-02-99	Weidler		439	620			
EC	AB	6,021,499	02/01/00	Aleshi		713	300			
SP	AC	6,023,202	02-08-00	Hill	<u>-</u>	333	24			
28	AD	6,109,971	08-29-00	Vadlakon	da	439	620			
20 20	AE	6,124,756	09-26-00	Yaklin et	al.	327	564			
50	AF	6,147,542	11-14-00	Yaklin		327	344			
21	AG	6,249,171 B1	06-19-01	Yaklin et	al.	327	382			
•	•	<u></u>	FORE	GN PATEN	NT DOCUMENTS					
		DOCUMENT NUMBER	DATE		COUNTRY	CL	CLASS SUBCLA		S TRANSLATION	
2/	АН	00/45420	08/03/00	wo		<u> </u>			YES	NÓ
EP	Al	0 801 468 A2	10/15/97	EP		_			_	
					Author, Title, Date, Pertinent F					
SP	AJ.	Technologies an	d Systems (CHIPTEC),	ted Chips," Centre for March, 1997, obtained Personal/alsarawi/Packa	d fron	n website			• •
29.	AK	Al-sarawi, Said F., "Blind Castellation Interconnection," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node44," January 25, 2002, p. 1								
58	AL	Al-sarawi, Said F., "Silicon Efficiency," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node20," January 25, 2002, pp. 1-2								
58	АМ	Al-sarawi, Said F., "Delay," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node22," January 25, 2002, p. 1								
EXAMINI	ER		2		DATE CONSIDERED)				
		Evan !	1/		3~	15	-05			

Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in

conformance and not considered. Include copy of this form with next communication to applicant(s).

* EXAMINER:

FORM PTO-1449 (REV.7-80) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. 30022/US/2

APPLICATION NO.

Not Yet Assigned

APPLICANT(S)

10/631, 342

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

Sion C. Quinlan and Tim J. Bales
FILING DATE GROUP ART UNIT

Concurrently Herewith

Not Yet Assigned 2626

		OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.)					
	AN	Al-sarawi, Said F., "Noise," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website					
8		http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node23," January 25, 2002, p. 1					
		Al-sarawi, Said F., "Power Consumption," Centre for High Performance Integrated					
20	AO	Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node24," January 25, 2002, p. 1					
		Al-sarawi, Said F., "Speed," Centre for High Performance Integrated Technologies and Systems					
SP	AP	(CHIPTEC), March, 1997, obtained from website					
4		"http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node25," January 25, 2002, p. 1					
		Al-sarawi, Said F., "Interconnect Capacity," Centre for High Performance Integrated					
50	AQ	Technologies and Systems (CHIPTEC), March, 1997, obtained from website					
2		"http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node26," January 25, 2002, pp. 1-2					
		Al-sarawi, Said F., "Interconnection Capacity Between Packaging Levels," Centre for High					
20	AR	Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from					
		website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node27," January 25 2002, p. 1					
		Al-sarawi, Said F., "Stacked Tape Carrier," Centre for High Performance Integrated					
20	AS	Technologies and Systems (CHIPTEC), March, 1997, obtained from website					
		http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node30," January 25, 2002, p. 1					
		Al-sarawi, Said F., "Solder Edge Conductors," Centre for High Performance Integrated					
98	AT	Technologies and Systems (CHIPTEC), March, 1997, obtained from website					
7		http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node31," January 25, 2002, pp. 1-2					
	+	Al-sarawi, Said F., "Thin Film Conductors on Face-of-a-Cube," Centre for High Performance					
	AU	Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website					
150		http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node32," January 25, 2002,					
	<u> </u>	pp. 1-2					
		Al-sarawi, Said F., "An Interconnection Substrate Soldered to the Cube Face," Centre for High					
1 20	AV	Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node33," January 25,					
0		2002, pp. 1-2					
EXAMINI	ER	DATE CONSIDERED					
		Sur Rut 3-15-05					
* EXAMIN	ER:	Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).					

FORM PTO-1449 (REV.7-80) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO.

30022/US/2

APPLICATION NO.

Not Yet Assigned

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

APPLICANT(S)

Sion C. Quinlan and Tim J. Bales

FILING DATE

Concurrently Herewith

One of the property of the

2826

		OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.)
Sp	AW	Al-sarawi, Said F., "Folded Flex Circuits," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node34," January 25, 2002, p. 1
58	AX	Al-sarawi, Said F., "Area Interconnection Between Stacked ICs," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node36," January 25, 2002, p. 1
58	AY	Al-sarawi, Said F., "Flip-chip Bonded Stacked Chips Without Spacers," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node37," January 25, 2002, p. 1
Sp	AZ	Al-sarawi, Said F., "Flip-chip Bonded Stacked Chips With Spacers," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node38," January 25, 2002, p. 1
51	ВА	Al-sarawi, Said F., "Microbridge Springs and Thermomigration Vias," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node39," January 25, 2002, p. 1
28	ВВ	Agere Systems – About 1394, "1394 – The High-Speed Serial Interface for All the Right Reasons/1394 Driver Support," obtained from website http://www.agree.com/1394/about.html," January 25, 2002, p. 1
21	вс	Press Release Tuesday October 17, 2000, "Lucent Technologies introduces low-power IEEE-1394A chip for high-speed connection between PCs and consumer electronic devices," obtained from website http://www.lucent.com/press/1000/001017.mea.html," January 25, 2002, pp. 1-3
21	BD	1394 Trade Association: Technology, "1394 Technology," obtained from website http://www.1394ta.org/Technology/," January 25, 2002, p. 1
R	ВЕ	1394 Trade Association: Technology, "An Introduction to the Instrument and Industrial Control Protocol," obtained at website http://www.1394ta.org/Download/Technology/iicpPaper2.pdf," January 25, 2002, 6 pages
58	BF	Apple Computer, Inc., "Firewire Technology Fact Sheet," obtained at website "http://a772.g.akamai.net/7/772/51/f7f756ae8e5bf0/www.apple.com/firewire/pdf/FireWireFS-b.pdf", March 13, 2002, pp. 1-4
20	ВG	McMunn, Lee James, "The Physical Layer," obtained at website "http://www.awstevenson.demon.co.uk/SYSNOTES/physic.htm," March 12, 2002, pp. 1-2
Sl	вн	Willis, P. J., "Communication Protocols," obtained at website "http://www.maths.bath.ac.uk/~pjw/NOTES/networks/chapter2_6.html," August 17, 2001, p. 1

· · · · · · · · · · · · · · · · · · ·									
FORM PTO-1449 (REV.7-80)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 30022/US/2	APPLICATION NO. Not Yet Assigned					
INFORMATION DISCLOSURE STATEMENT			APPLICANT(S) 10/631, 342 Sion C. Quinlan and Tim J. Bales						
		(Use several sheets if necessary)	FILING DATE Concurrently Herewith	GROUP ART UNIT 7876 Not Yet Assigned					
		Willis, P. J., "The OSI Model," obtained	l at website	·					
51	Bi	"http://www.maths.bath.ac.uk/~pjw/NOp.1	TES/networks/sections2_6_	1.html," August 17, 2001,					
		Willis, P. J., "Physical Layer," obtained	at website						
20	BJ	"http://www.maths.bath.ac.uk/~pjw/NOTES/networks/subsection2_6_1_1.html," August 17,							
		2001, p. 1	d at wahaita						
60		Willis, P. J., "Data Link Layer," obtained at website							
20	BK	"http://www.maths.bath.ac.uk/~pjw/NOTES/networks/subsection2_6_1_2.html," August 17,							
		2001, p.1 Willis, P. J., "Network Layer," obtained	at website						
51	BL	"http://www.maths.bath.ac.uk/~pjw/NO	TFS/networks/subsection2	6 1 3.html." August 17.					
		2001, p.1	1 <u>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </u>	,					
		Willis, P. J., "The Physical Layer," obta	ined at website						
20	ВМ	"http://www.maths.bath.ac.uk/~pjw/NOTES/networks/section2_7_1.html," August 17, 2001,							
	DIM	pp. 1-2							
		Willis, P. J., "The Datalink Layer," obta	nined at website						
50	BN	"http://www.maths.bath.ac.uk/~pjw/NOTES/networks/section2_7_2.html," August 17, 2001,							
		pp. 1-2							
20		Embedded Systems Programming, "Fur	ndamentals of Firewire," obt	ained at website					
58	во	"http://www.embedded.com/1999/9906	//9906feat2.htm," August 28	, 2001, pp. 1-14					
1		Microprocessor and Microcomputer Sta	andards Committee of the IE	EE Computer Society,					
51	BP	"P1394a Draft Standard for a High Perf	formance Serial Bus (Supple	ment)," The Institute of					
		Electrical and Electronics Engineers, Inc., June 30, 1999, pp.1-27							
50		Lucent Technologies, Inc., "IEEE 1394	Isolation," Application Note	e, November 1998, obtained					
4	BQ	at website "http://www.agere.com/1394/docs/AP98074-01.pdf," pp. 1-16							
EXAMINI	ER		DATE CONSIDERED						
		Sun fux	3-15-0	55					
* EXAMIN	ER:	Initial if reference considered, whether or not criteria is in co	onformance with MPEP 609. Draw line th	rough citation if not in					
ı		conformance and not considered. Include copy of this form	with next communication to applicant(s).						

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

30022/US/2 (500986.03)

APPLICATION NO. 10/631,342

SCLOSURE STATEMENT APPLICANT(S)
Sion C. Q

(Use several sheets if necessary)

Sion C. Quinlan and Tim J. Bales

FILING DATE
July 30, 2003

GROUP ART UNIT Zg 2 6

					July 30, 2003	No	Not yet assigned				
			U.S	. PATENT	DOCUMENTS						
*EXAMINER		DOCUMENT NUMBER	DATE		NAME	CLASS	SUBCLASS	1	G DATE		
INITIAL				ļ			 .	IF APPR	OPRIAT		
4	AA	5,027,253	06/25/91	Lauffer e	al.	361	321	ļ			
	AB								•		
	AC		<u> </u>								
	AD										
	AE			<u></u>				ļ			
	AF										
	AG										
-	AH										
	AI										
	AJ				-				·		
,	<u> </u>		FORE	IGN PATE	NT DOCUMENT	ΓS		•			
								TRANSLATION			
					·			YES	NO		
	AK										
	AL				•						
	AM										
	AN	**************************************			- 1, 1 						
	AO										
	1	ОТНЬ	ER PRIOR A	RT (Including	Author, Title, Date, Pe	ertinant Pages Fig.)	<u>.L </u>	<u> </u>	L		
	Γ	IBM Technical I					Structure 1	n Red	uce		
GP	AP	FET Output Driv									
60		IBM Technical Bulletin NN85014857, "Clipped Decoupled Twin-Carrier Module for IC									
W	AQ	Memory Chips",	January 1,	1985, page	numbers 4857-4	1858.			.*		
EXAMINE	R	^			DATE CONSID	ERED					
		Sik	A	-	3	3-15-0	5				
				.,							

conformance and not considered. Include copy of this form with next communication to applicant(s).

Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in

Sheet 1 of 1 FORM PTO-1449 (REV.7-80) U.S. DEPARTMENT OF COMMERCE ATTY. DOCKET NO. APPLICATION NO. PATENT AND TRADEMARK OFFICE 500986.03 10/631,342 APPLICANT(S) OSURE STATEMENT Sion C. Quinlan and Tim J. Bales (Use several sheets if necessary) FILING DATE GROUP ART UNIT 2829 2826 July 30, 2003

			U.S	. PATENT DOCUMENTS				
EXAMINER INTTIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING IF APPRO	
as	АА	5,068,708	11/26/91	Newman	257	668		
·. · -	АВ						ļ	
	AC	- 						
	AD		-					
	AE							
	AF							
 	AG							
	AH							
	· AI		-					-
	AJ					<u> </u>		-
			FORE	IGN PATENT DOCUMENT	rs	<u>r</u>		
		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANS YES	LATIO
	AK							
	AL							
	AM							
	AN							
	АО		•	·				
		ОТНЕ	R PRIOR A	ART (Including Author, Title, Date, Pe	rtinent Pages, Etc.)	-		
	AP							
	Λ.Γ							
	AQ							.*
	AR							
	R			DATE CONSID				

* EXAMINER:

Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).